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A phase locked loop (PLL) is a device that generates a clock signal and synchronizes it with an input one that can be another clock 
or data. Originally, PLLs were analog but after some research, All Digital Phase Locked Loops (ADPLL) were created. They provide 
benefits such as higher noise immunity and full integration. Nowadays, digital communication systems are littered with ADPLLs. 
They are composed by a Digital Controlled Oscillator (DCO), a Phase Detector (PD) and a digital filter. This project work is based 
on the book “PLL Digitali” by the author Catello Antonio De Rosa. An in-depth study of its contents was done and then some 
examples were implemented in the lab using a DE1_SoC board, which contains a Cyclon V device. The VHDL codes of two 
elements (DCO and Digital Filter) were adapted to apply them in the mentioned FPGA.
PLL, ADPLL, DCO, Digital filter.
TRIAL MODE − Click here for more information
